Matrix Code Based Multiple Error Correction Technique for N-Bit Memory Data
نویسندگان
چکیده
منابع مشابه
Error Detection and Correction in 32-bit Sram Based Fpga Memory Using Decimal Matrix Code
The CMOS technology scales down to nano scale and memories are combined with an increasing number of electronic systems; the error rate in memory cells is rapidly increasing. Especially error occurs when memories operate in space satellites due to ionizing effects of atmospheric neutron, alpha-particle, and cosmic rays. SRAM Based FPGA’s are used mostly in Space satellites, which are sensitive ...
متن کاملDouble Bit Error Correction Code
single faults in a data word, they cannot correct double bit errors caused by single the single error correction and double-error detection codes to provide. Official Full-Text Publication: Double Bits Error Correction Using CRC Method on that is able to detect the exact place of double bits error and correct them. for double and single bits error correction using Cycle Redundancy Code. a Singl...
متن کاملError Correction Code in SoC FPGA-Based Memory Systems
Continuously advancing semiconductor process technologies have enabled increased component integration, functionality, and performance in embedded systems. While the increased capabilities reap huge rewards, one of the side effects of higherperformance systems is that more attention must be paid to the probability of soft errors. Decreasing supply voltages cause integrated circuits to be increa...
متن کاملHardware Implementation of Single Bit Error Correction and Double Bit Error Detection through Selective Bit Placement for Memory
Hamming codes are widely used for the single bit error correction double bit error detection (SEC-DED) which occurred during data transmission process. This paper presents an enhanced detection of double adjacent bit errors and correcting all possible single bit errors in Hamming codes through selective bit placement technique for memory application. Soft errors occur due to the radiation parti...
متن کاملCounter Matrix Code for SRAM Based FPGA to Correct Multi Bit Upset Error
Memory blocks are the most significant features of any design, frothy of its silicon area, functionality and dependency. SRAM memories are the main benefactors to the Soft Error Rate of the system. Since error detecting and correcting codes are commonly available and especially effective against most types of Single Event Effects, Multiple Bit Upsets and advanced errors gathering may conquer th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of VLSI Design & Communication Systems
سال: 2013
ISSN: 0976-1527,0976-1357
DOI: 10.5121/vlsic.2013.4103